CXSU63137

CXSU63137集成了一个高性能升压转换器、两个线性调节器控制器、一个高压开关和一个(CXSU63137)、三个(CXSU63137)或五个(CXSU63137)大电流运算放大器,用于TFT-LCD应用。主升压调节器是电流模式、固定频率的PWM开关调节器。1.2兆赫的开关频率允许使用低剖面感应器和陶瓷电容器,以最小化液晶面板设计的厚度

2.6V至6.5V输入电源VGON和VGOFF的线性调节器控制器CXSU63137电流模式升压调节器大电流运算放大器

产品手册

产品订购

产品简介

目录aTm嘉泰姆

1.产品概述                       2.产品特点aTm嘉泰姆
3.应用范围                       4.下载产品资料PDF文档 aTm嘉泰姆
5.产品封装图                     6.电路原理图                   aTm嘉泰姆
7.功能概述                        8.相关产品aTm嘉泰姆

一,产品概述(General Description)         aTm嘉泰姆


           The CXSU63137 integrates with a high-performance step-up converter, two linear-regulator controllers, a high voltage switch and one (CXSU63137), three (CXSU63137) or five (CXSU63137) high current operational amplifiers for TFT-LCD applications.The main step-up regulator is a current-mode, fixed-fre-quency PWM switching regulator. The 1.2MHz switching frequency allows the usage of low-profile inductors and ceramic capacitors to minimize the thickness of LCD panel designs.aTm嘉泰姆
      The linear-regulator controllers used external transistors provide regulated the gate-driver of TFT-LCD VGON and VGOFF supplies.aTm嘉泰姆
The amplifiers are ideal for VCOM and VGAMMA applications, withaTm嘉泰姆
150m A peak output current drive, 10MHz bandwidth, and 13V/μs slewaTm嘉泰姆
rate. All inputs and outputs are rail-to-rail.aTm嘉泰姆
     The CXSU63137/1/2 is available in a tiny 5mm x 5mm 32-pin QFN package (TQFN5x5-32).aTm嘉泰姆
二.产品特点(Features)aTm嘉泰姆


· 2.6V to 6.5V Input Supply Range aTm嘉泰姆

· Current-Mode Step-Up Regulator aTm嘉泰姆

 - Fast Transient Response aTm嘉泰姆

 - 1.2MHz Fixed Operating Frequency aTm嘉泰姆

· ±1.5% High-Accuracy Output Voltage aTm嘉泰姆

· 3A, 20V, 0.25W Internal N-Channel MOSFET aTm嘉泰姆

· High Efficiency aTm嘉泰姆

· Low Quiescent Current (0.6mA Typical) aTm嘉泰姆

· Linear-Regulator Controllers for VGON and VGOFF aTm嘉泰姆

· High-performance Operational Amplifiers aTm嘉泰姆

 - ±150mA Output Short-Circuit CurrentaTm嘉泰姆

 - 13V/ms Slew Rate - 10MHz, -3dB Bandwidth aTm嘉泰姆

 - Rail-to-Rail Inputs/Outputs aTm嘉泰姆

· Fault-Delay Timer and Fault Latch for All Regulator Outputs aTm嘉泰姆

· Over-Temperature Protection aTm嘉泰姆

· Available in Compact 32-pin 5mmx5mm Thin QFN Package (TQFN5x5-32) aTm嘉泰姆

· Lead Free Available (RoHS Compliant)aTm嘉泰姆

三,应用范围 (Applications)aTm嘉泰姆


    TFT LCD Displays for MonitorsaTm嘉泰姆
   TFT LCD Displays for Notebook ComputersaTm嘉泰姆
   Automotive DisplaysaTm嘉泰姆
四.下载产品资料PDF文档 aTm嘉泰姆


需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持aTm嘉泰姆

 QQ截图20160419174301.jpgaTm嘉泰姆

五,产品封装图 (Package)aTm嘉泰姆


blob.pngaTm嘉泰姆
blob.pngPin Function DescriptionaTm嘉泰姆

PinaTm嘉泰姆

NameaTm嘉泰姆

Function DescriptionaTm嘉泰姆

CXSU63137aTm嘉泰姆

CXSU63137-1aTm嘉泰姆

CXSU63137-2aTm嘉泰姆

1aTm嘉泰姆

SRCaTm嘉泰姆

SRCaTm嘉泰姆

SRCaTm嘉泰姆

Switch Input. Source of the internal high-voltage P-channel MOSFET. BypassaTm嘉泰姆
SRC to PGND with a minimum of 0.1μF capacitor closed to the pins.aTm嘉泰姆

2aTm嘉泰姆

REFaTm嘉泰姆

REFaTm嘉泰姆

REFaTm嘉泰姆

Reference voltage output. Bypass REF to AGND with a minimum ofaTm嘉泰姆
0.22μFcapacitor closed to the pins.aTm嘉泰姆

3aTm嘉泰姆

AGNDaTm嘉泰姆

AGNDaTm嘉泰姆

AGNDaTm嘉泰姆

Analog Ground for Step-Up Regulator and Linear Regulators. Connect toaTm嘉泰姆
power ground (PGND) underneath the IC.aTm嘉泰姆

4aTm嘉泰姆

PGNDaTm嘉泰姆

PGNDaTm嘉泰姆

PGNDaTm嘉泰姆

Power Ground for Step-Up Regulator. PGND is the source of the main step-upaTm嘉泰姆
n-channel power MOSFET. Connect PGND to the ground terminals of outputaTm嘉泰姆
capacitors through a short, wide PC board trace. Connect to analog groundaTm嘉泰姆
(AGND) underneath the IC.aTm嘉泰姆

5aTm嘉泰姆

OUT1aTm嘉泰姆

OUT1aTm嘉泰姆

OUT1aTm嘉泰姆

Output of Operational-Amplifier 1aTm嘉泰姆

6aTm嘉泰姆

NEG1aTm嘉泰姆

NEG1aTm嘉泰姆

NEG1aTm嘉泰姆

Inverting Input of Operational-Amplifier 1aTm嘉泰姆

7aTm嘉泰姆

POS1aTm嘉泰姆

POS1aTm嘉泰姆

POS1aTm嘉泰姆

Non-inverting Input of Operational-Amplifier 1aTm嘉泰姆

8aTm嘉泰姆

NCaTm嘉泰姆

OUT2aTm嘉泰姆

OUT2aTm嘉泰姆

Output of Operational-Amplifier 2 of CXSU63137/CXSU63137. No internalaTm嘉泰姆
connected of CXSU63137.aTm嘉泰姆

9aTm嘉泰姆

NCaTm嘉泰姆

NEG2aTm嘉泰姆

NEG2aTm嘉泰姆

Inverting Input of Operational-Amplifier 2 of CXSU63137/CXSU63137. No internalaTm嘉泰姆
connected of CXSU63137.aTm嘉泰姆

10aTm嘉泰姆

ICaTm嘉泰姆

POS2aTm嘉泰姆

POS2aTm嘉泰姆

Non-inverting Input of Operational-Amplifier 2 of CXSU63137/CXSU63137. InternalaTm嘉泰姆
connected to GND of CXSU63137aTm嘉泰姆

11aTm嘉泰姆

BGNDaTm嘉泰姆

BGNDaTm嘉泰姆

BGNDaTm嘉泰姆

Analog Ground for Operational Amplifiers. Connect to power ground (PGND)aTm嘉泰姆
underneath the IC.aTm嘉泰姆

12aTm嘉泰姆

NCaTm嘉泰姆

NCaTm嘉泰姆

POS3aTm嘉泰姆

Non-inverting Input of Operational-Amplifier 3 of CXSU63137. No internalaTm嘉泰姆
connected of CXSU63137/CXSU63137.aTm嘉泰姆

13aTm嘉泰姆

NCaTm嘉泰姆

NCaTm嘉泰姆

OUT3aTm嘉泰姆

Output of Operational-Amplifier 3 of CXSU63137. No internal connected ofCXSU63137/CXSU63137.aTm嘉泰姆

14aTm嘉泰姆

SUPaTm嘉泰姆

SUPaTm嘉泰姆

SUPaTm嘉泰姆

Power Input of Operational Amplifiers. Typically connected to VMAIN. BypassaTm嘉泰姆
SUP to BGND with a 0.1μF capacitor.aTm嘉泰姆

15aTm嘉泰姆

NCaTm嘉泰姆

POS3aTm嘉泰姆

POS4aTm嘉泰姆

Non-inverting Input of Operational-Amplifier 4 of CXSU63137. Non-invertingaTm嘉泰姆
Input of Operational-Amplifier 3 of CXSU63137. No internal connected ofCXSU63137.aTm嘉泰姆

16aTm嘉泰姆

NCaTm嘉泰姆

NEG3aTm嘉泰姆

NEG4aTm嘉泰姆

Inverting Input of Operational-Amplifier 4 of CXSU63137. Inverting Input ofaTm嘉泰姆
Operational-Amplifier 3 of CXSU63137. No internal connected of CXSU63137.aTm嘉泰姆

17aTm嘉泰姆

NCaTm嘉泰姆

OUT3aTm嘉泰姆

OUT4aTm嘉泰姆

Output of Operational-Amplifier 4 of CXSU63137. Output ofaTm嘉泰姆
Operational-Amplifier 3 of CXSU63137. No internal connected of CXSU63137.aTm嘉泰姆

18aTm嘉泰姆

ICaTm嘉泰姆

ICaTm嘉泰姆

POS5aTm嘉泰姆

Non-inverting Input of Operational-Amplifier 5 of CXSU63137. Internal connectedaTm嘉泰姆
to GND of CXSU63137/CXSU63137.aTm嘉泰姆

19aTm嘉泰姆

NCaTm嘉泰姆

NCaTm嘉泰姆

NEG5aTm嘉泰姆

Inverting Input of Operational-Amplifier 5 of CXSU63137. No internal connectedaTm嘉泰姆
of CXSU63137/CXSU63137.aTm嘉泰姆

20aTm嘉泰姆

NCaTm嘉泰姆

NCaTm嘉泰姆

OUT5aTm嘉泰姆

Output of Operational-Amplifier 5 of CXSU63137. No internal connected ofCXSU63137/CXSU63137.aTm嘉泰姆

21aTm嘉泰姆

LXaTm嘉泰姆

LXaTm嘉泰姆

LXaTm嘉泰姆

N-Channel Power MOSFET Drain and Switching Node. Connect the inductoraTm嘉泰姆
and Schottky diode to LX and minimize the trace area for lowest EMI.aTm嘉泰姆

22aTm嘉泰姆

INaTm嘉泰姆

INaTm嘉泰姆

INaTm嘉泰姆

Supply Voltage Input. Bypass IN to AGND with a 0.1μF capacitor. IN can rangeaTm嘉泰姆
from 2.6V to 6.5V.aTm嘉泰姆

23aTm嘉泰姆

FBaTm嘉泰姆

FBaTm嘉泰姆

FBaTm嘉泰姆

Step-Up Regulator Feedback Input. Connect a resistive voltage-divider fromaTm嘉泰姆
the output (VMAIN) to FB to analog ground (AGND). Place the divider withinaTm嘉泰姆
5mm of FB.aTm嘉泰姆

24aTm嘉泰姆

COMPaTm嘉泰姆

COMPaTm嘉泰姆

COMPaTm嘉泰姆

Step-Up Regulator Error-Amplifier Compensation Point. Connect a series RCaTm嘉泰姆
from COMP to AGND.aTm嘉泰姆

PinFunction DescriptionaTm嘉泰姆

PinaTm嘉泰姆

NameaTm嘉泰姆

Function DescriptionaTm嘉泰姆

CXSU63137aTm嘉泰姆

CXSU63137-1aTm嘉泰姆

CXSU63137-2aTm嘉泰姆

24aTm嘉泰姆

COMPaTm嘉泰姆

COMPaTm嘉泰姆

COMPaTm嘉泰姆

Step-Up Regulator Error-Amplifier Compensation Point. Connect a series RCaTm嘉泰姆
from COMP to AGND.aTm嘉泰姆

25aTm嘉泰姆

FBPaTm嘉泰姆

FBPaTm嘉泰姆

FBPaTm嘉泰姆

Gate-On Linear-Regulator Feedback Input. Connect FBP to the center of aaTm嘉泰姆
resistive voltage-divider between the regulator output and AGND to set theaTm嘉泰姆
gate-on linear regulator output voltage. Place the resistive voltage-divideraTm嘉泰姆
close to the pin.aTm嘉泰姆

26aTm嘉泰姆

DRVPaTm嘉泰姆

DRVPaTm嘉泰姆

DRVPaTm嘉泰姆

Gate-On Linear-Regulator Base Drive. Open drain of an internal n-channelaTm嘉泰姆
MOSFET. Connect DRVP to the base of an external PNP pass transistor.aTm嘉泰姆

27aTm嘉泰姆

FBNaTm嘉泰姆

FBNaTm嘉泰姆

FBNaTm嘉泰姆

Gate-Off Linear-Regulator Feedback Input. Connect FBN to the center of aaTm嘉泰姆
resistive voltage-divider between the regulator output and REF to set theaTm嘉泰姆
gate-off linear regulator output voltage. Place the resistive voltage-divideraTm嘉泰姆
close to the pin.aTm嘉泰姆

28aTm嘉泰姆

DRVNaTm嘉泰姆

DRVNaTm嘉泰姆

DRVNaTm嘉泰姆

Gate-Off Linear-Regulator Base Drive. Open drain of an internal p-channelaTm嘉泰姆
MOSFET. Connect DRVN to the base of an external NPN pass transistor.aTm嘉泰姆

29aTm嘉泰姆

DELaTm嘉泰姆

DELaTm嘉泰姆

DELaTm嘉泰姆

High-Voltage Switch Delay Input. Connect a capacitor from DEL to AGND toaTm嘉泰姆
set the high-voltage switch startup delay.aTm嘉泰姆

30aTm嘉泰姆

CTLaTm嘉泰姆

CTLaTm嘉泰姆

CTLaTm嘉泰姆

High-Voltage Switch Control Input. When CTL is high, the high-voltage switchaTm嘉泰姆
between COM and SRC is on and the high-voltage switch between COM andaTm嘉泰姆
DRN is off. When CTL is low, the high-voltage switch between COM and SRCaTm嘉泰姆
is off and the high-voltage switch between COM and DRN is on. CTL isaTm嘉泰姆
inhibited by the undervoltage lockout and when the voltage on DEL is less thanaTm嘉泰姆
1.25V.aTm嘉泰姆

31aTm嘉泰姆

DRNaTm嘉泰姆

DRNaTm嘉泰姆

DRNaTm嘉泰姆

Switch Input. Drain of the internal high-voltage back-to-back P-channelaTm嘉泰姆
MOSFETs connected to COM. Do not allows the voltage on DRN to exceedaTm嘉泰姆
VSRC.aTm嘉泰姆

32aTm嘉泰姆

COMaTm嘉泰姆

COMaTm嘉泰姆

COMaTm嘉泰姆

Internal High-Voltage MOSFET Switch Common Terminal. Do not allow theaTm嘉泰姆
voltage on COM to exceed VSRC.aTm嘉泰姆

六.电路原理图aTm嘉泰姆
七,功能概述aTm嘉泰姆
For all switching power supplies, the layout is an impor-tant step in the design; especially at high peak currents and switching frequencies. There are some general guidelines for layout:aTm嘉泰姆
1.Place the external power components (the input capacitors, output capacitors, boost inductor and output diodes, etc.) in close proximity to the device.Traces to these components should be kept as short and wide as possible to minimize parasitic inductance and resistance.aTm嘉泰姆
2.Place the REF and IN bypass capacitors close to the pins. The ground connection of the IN bypass capacitor should be connected directly to the AGND pin with a wide trace.aTm嘉泰姆
3.Create a power ground (PGND) and a signal ground island and connect at only one point. The power ground consisting of the input and output capacitor grounds, PGND pin, and any charge-pump components. Connect all of these together with short, wide traces or a small ground plane. Maxi-mizing the width of the power ground traces im-proves efficiency and reduces output voltage ripple and noise spikes. The analog ground plane (AGND) consisting of the AGND pin, all the feed-back-divider ground connections, the operational-amplifier divider ground connections, the COMP and DEL capacitor ground connections, and the device’s exposed backside pad. Connect the AGND and PGND islands by connecting the PGND pin directly to the exposed backside pad. Make no other connections between these separate ground planes.aTm嘉泰姆
4.The feedback network should sense the output volt-age directly from the point of load, and be as far away from LX node as possible.aTm嘉泰姆
5.The exposed die plate, underneath the package,should be soldered to an equivalent area of metal on the PCB. This contact area should have mul-tiple via connections to the back of the PCB as well as connections to intermediate PCB layers, if available, to maximize thermal dissipation away from the IC.aTm嘉泰姆
6.To minimize the thermal resistance of the package when soldered to a multi-layer PCB, the amount of copper track and ground plane area connected to the exposed die plate should be maximized and spread out as far as possible from the IC. The bot-tom and top PCB areas especially should be maxi-mized to allow thermal dissipation to the surround-ing air.aTm嘉泰姆
7.Minimize feedback input track lengths to avoid switching noise pick-upaTm嘉泰姆
八,相关产品aTm嘉泰姆

Switching Regulator > Boost ConverteraTm嘉泰姆

 Part_No aTm嘉泰姆

PackageaTm嘉泰姆

Archi-tecture aTm嘉泰姆

Input aTm嘉泰姆

Voltage    aTm嘉泰姆

Max Adj.aTm嘉泰姆

Output aTm嘉泰姆

Voltage aTm嘉泰姆

Switch Current Limit (max) aTm嘉泰姆

Fixed aTm嘉泰姆

Output aTm嘉泰姆

Voltage  aTm嘉泰姆

Switching aTm嘉泰姆

Frequency aTm嘉泰姆

Internal Power   Switch aTm嘉泰姆

Sync. Rectifier aTm嘉泰姆

 

minaTm嘉泰姆

maxaTm嘉泰姆

minaTm嘉泰姆

maxaTm嘉泰姆

(A)aTm嘉泰姆

(V)aTm嘉泰姆

(kHz)aTm嘉泰姆

 

CXSU63133aTm嘉泰姆

SOT89aTm嘉泰姆

VM aTm嘉泰姆

0.9aTm嘉泰姆

5.5aTm嘉泰姆

2.5aTm嘉泰姆

5.5aTm嘉泰姆

0.5aTm嘉泰姆

1.8|2.6|2.8|3aTm嘉泰姆

|3.3|3.8|4.5|5aTm嘉泰姆

-aTm嘉泰姆

NoaTm嘉泰姆

YesaTm嘉泰姆

CXSU63134aTm嘉泰姆

MSOP8|TSSOP8aTm嘉泰姆

|SOP8aTm嘉泰姆

VMaTm嘉泰姆

2.5aTm嘉泰姆

5.5aTm嘉泰姆

2.5aTm嘉泰姆

-aTm嘉泰姆

-aTm嘉泰姆

-aTm嘉泰姆

200 ~ 1000aTm嘉泰姆

NoaTm嘉泰姆

NoaTm嘉泰姆

CXSU63135aTm嘉泰姆

TSSOP8|SOP-8PaTm嘉泰姆

VMaTm嘉泰姆

1aTm嘉泰姆

5.5aTm嘉泰姆

2.5aTm嘉泰姆

5aTm嘉泰姆

1aTm嘉泰姆

2.5|3.3aTm嘉泰姆

300aTm嘉泰姆

YesaTm嘉泰姆

YesaTm嘉泰姆

CXSU63136aTm嘉泰姆

SOP8aTm嘉泰姆

CMaTm嘉泰姆

3aTm嘉泰姆

40aTm嘉泰姆

1.25aTm嘉泰姆

40aTm嘉泰姆

1.5aTm嘉泰姆

-aTm嘉泰姆

33 ~ 100aTm嘉泰姆

YesaTm嘉泰姆

NoaTm嘉泰姆

CXSU63137aTm嘉泰姆

TQFN5x5-32aTm嘉泰姆

CMaTm嘉泰姆

2.5aTm嘉泰姆

6.5aTm嘉泰姆

2.5aTm嘉泰姆

18aTm嘉泰姆

3aTm嘉泰姆

NoaTm嘉泰姆

1200aTm嘉泰姆

YesaTm嘉泰姆

NoaTm嘉泰姆

CXSU63138aTm嘉泰姆

TSOT23-5aTm嘉泰姆

TDFN2x2-6aTm嘉泰姆

CMaTm嘉泰姆

2.5aTm嘉泰姆

6aTm嘉泰姆

2.5aTm嘉泰姆

20aTm嘉泰姆

2aTm嘉泰姆

-aTm嘉泰姆

1500aTm嘉泰姆

YesaTm嘉泰姆

NoaTm嘉泰姆

CXSU63139aTm嘉泰姆

TQFN4x4-6aTm嘉泰姆

TDFN3x3-12aTm嘉泰姆

CMaTm嘉泰姆

1.8aTm嘉泰姆

5.5aTm嘉泰姆

2.7aTm嘉泰姆

5.5aTm嘉泰姆

5aTm嘉泰姆

-aTm嘉泰姆

1.2aTm嘉泰姆

YesaTm嘉泰姆

YesaTm嘉泰姆

CXSU63140aTm嘉泰姆

SOT23-5aTm嘉泰姆

CMaTm嘉泰姆

2.5aTm嘉泰姆

6aTm嘉泰姆

2.5aTm嘉泰姆

32aTm嘉泰姆

1aTm嘉泰姆

-aTm嘉泰姆

1000aTm嘉泰姆

YesaTm嘉泰姆

NoaTm嘉泰姆

CXSU63141aTm嘉泰姆

TSOT-23-6 aTm嘉泰姆

TDFN2x2-8aTm嘉泰姆

CMaTm嘉泰姆

1.2aTm嘉泰姆

5.5aTm嘉泰姆

1.8aTm嘉泰姆

5.5aTm嘉泰姆

1.2aTm嘉泰姆

-aTm嘉泰姆

1.2aTm嘉泰姆

YesaTm嘉泰姆

YesaTm嘉泰姆

 aTm嘉泰姆

◀ 上一篇:3.0V到40V输入单片控制电路CXSU63136·输出开关电流1.5A内部温度补偿有源限流电路控制占空比振荡器

返回顶部

下一篇▶:2.7V至6V输入电压CXSU63138固定的开关频率1.5MHz电流模式N沟道MOSFET的升压调节器内置软启动