CXSD62113E双降压恒定开启时间同步的PWM控制器线性调节器提供高达100毫安的输出电流

目录VpI嘉泰姆

1.产品概述         2.产品特点VpI嘉泰姆
3.应用范围       4.下载产品资料PDF文档 VpI嘉泰姆
5.产品封装图                     6.电路原理图             VpI嘉泰姆
7.功能概述       8.相关产品VpI嘉泰姆

一,产品概述(General Description) VpI嘉泰姆

The CXSD62113 CXSD62113A CXSD62113B CXSD62113C CXSD62113E integrates dual step-down, constant-on-time,synchronous PWM controllers (that drives dual N-channel MOSFETs for each channel) and two low drop-out regulators as well as various protections into a chip.The PWM controllers step down high voltage of a battery to generate low-voltage for NB applications. The output of PWM1 and PWM2 can be adjusted from 2V to 5.5V by setting a resistive voltage-divider from VOUTx to GND.VpI嘉泰姆

The linear regulators provide 5V and 3.3V output for standby power supply. The linear regulators provide up to 100mA output current. When the PWMx output voltage is higher than LDOx bypass threshold, the related LDOx regulator is shut off and its output is connected to VOUTx by internal switchover MOSFET. It can save power dissipation. The charge pump circuit with 270kHz clock driver uses VOUT1 as its power supply to generate ap-proximately 15V DC voltage.VpI嘉泰姆
The CXSD62113/A/B/C provides excellent transient response and accurate DC output voltage in either PFM or PWM Mode. In Pulse-Frequency Mode (PFM), theVpI嘉泰姆
CXSD62113/A/B/C provides very high efficiency over light to heavy loads with loading-modulated switching frequencies. The Forced-PWM Mode works nearly atVpI嘉泰姆

constant frequency for low-noise requirements. The unique ultrasonic mode maintains the switching frequency above 25kHz, which eliminates noise inVpI嘉泰姆
audio application.VpI嘉泰姆
The CXSD62113/A/B/C is equipped with accurate sourc-ing and current-limit, output under-voltage output over-voltage protections, being perfect for NB applications. A 1.4ms (typ.) digital soft-start can reduce the start-up current. A soft-stop function actively discharges the output capacitors by the discharge device. The CXSD62113/A/B has individual enable controls for each PWM channels. Pulling both EN1/2 pin low shuts down the all of outputs unless LDO3 output. The LDO3 and LDO5 of CXSD62113A/C are always on standby power.VpI嘉泰姆
The CXSD62113/A/B/C is available in a TQFN3x3-20 package.VpI嘉泰姆
二.产品特点(Features)VpI嘉泰姆

Wide Input voltage Range from 6V to 25VVpI嘉泰姆
Provide 5 Independent Outputs with ±1.0% Accuracy Over-TemperatureVpI嘉泰姆
- PWM1 Controller with Adjustable (2V to 5.5V) Out-putVpI嘉泰姆
PWM2 Controller with Adjustable (2V to 5.5V) Out-putVpI嘉泰姆
100mA Low Dropout Regulator (LDO5) with Fixed 5V OutputVpI嘉泰姆
100mA Low Dropout Regulator (LDO3) with Fixed 3.3V OutputVpI嘉泰姆
270kHz Clock Signal for 15V Charge Pump (Used VOUT1 as Its Power Supply)VpI嘉泰姆
Excellent Line/Load Regulations about ±1.5% Over-Temperature RangeVpI嘉泰姆
Built in POR Control Scheme ImplementedVpI嘉泰姆
Constant On-Time Control Scheme with FrequencyVpI嘉泰姆
Compensation for PWM ModeVpI嘉泰姆
Selectable Switching Frequency in PWM ModeVpI嘉泰姆
Built-in Digital Soft-Start for PWM Outputs and Soft-VpI嘉泰姆
Stop for PWM Outputs and LDO OutputsVpI嘉泰姆
Integrated Bootstrap Forward P-CH MOSFETVpI嘉泰姆
High Efficiency over Light to Full Load Range (PWMs)VpI嘉泰姆
Built-in Power Good Indicators (PWMs)VpI嘉泰姆
Independent Enable Inputs (PWMs, LDO)VpI嘉泰姆
70% Under-Voltage and 125% Over-Voltage Protec-tions (PWM)VpI嘉泰姆
Adjustable Current-Limit Protection (PWMs)VpI嘉泰姆
- Using Sense Low-Side MOSFET’s RDS(ON)VpI嘉泰姆
Over-Temperature ProtectionVpI嘉泰姆
3mmx3mm Thin QFN-20 (TQFN3x3-20) packageVpI嘉泰姆
Lead Free and Green Device Available (RoHS Compliant)VpI嘉泰姆
三,应用范围 (Applications)VpI嘉泰姆

Notebook and Sub-Notebook ComputersVpI嘉泰姆
Portable DevicesVpI嘉泰姆
DDR1, DDR2, and DDR3 Power SuppliesVpI嘉泰姆
3-Cell and 4-Cell Li+ Battery-Powered DevicesVpI嘉泰姆
Graphic CardsVpI嘉泰姆
Game ConsolesVpI嘉泰姆
TelecommunicationsVpI嘉泰姆
四.下载产品资料PDF文档 VpI嘉泰姆

需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！VpI嘉泰姆

QQ截图20160419174301.jpg VpI嘉泰姆

五,产品封装图 (Package)VpI嘉泰姆

VpI嘉泰姆
VpI嘉泰姆

VpI嘉泰姆

六.电路原理图VpI嘉泰姆

VpI嘉泰姆

七,功能概述VpI嘉泰姆

Input Capacitor Selection
The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately IOUT/2, where IOUT is the load current. During power up, the input capaci-tors have to handle large amount of surge current. In low-duty notebook appliactions, ceramic capacitors are remmended. The capacitors must be connected between the drain of high-side MOSFET and the source of low-side MOSFET with very low-impeadance PCB layout.
MOSFET Selection
The application for a notebook battery with a maximum volt-age of 24V, at least a minimum 30V MOSFETs should be used. The design has to trade off the gate charge with the RDS(ON) of the MOSFET:
· For the low-side MOSFET, before it is turned on, the body diode has been conducted. The low-side MOSFET
driver will not charge the miller capacitor of this MOSFET.
In the turning off process of the low-side MOSFET,the load current will shift to the body diode first. The
high dv/dt of the phase node voltage will charge the miller capacitor through the low-side MOSFET driver
sinking current path. This results in much less switching loss of the low-side MOSFETs. The duty
cycle is often very small in high battery voltage applications, and the low-side MOSFET will con-
duct most of the switching cycle; therefore, the less the RDS(ON) of the low-side MOSFET, the less the power
loss. The gate charge for this MOSFET is usually a secondary consideration. The high-side MOSFET
does not have this zero voltage switching condition, and because it conducts for less time
compared to the low-side MOSFET, the switching loss tends to be dominant. Priority should be given
to the MOSFETs with less gate charge, so that both the gate driver loss and switching loss will be minimized.
The selection of the N-channel power MOSFETs are de-termined by the RDS(ON), reversing transfer capacitance
Layout Consideration
In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator.
With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off,current stops flowing in the MOSFET and is freewheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnect-ing impedances and the magnitude of voltage spike. And signal and power grounds are to be kept separating and finally combined to use the ground plane construction or single point grounding. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each channel, where there is less noise. Noisy traces beneath the IC are not recommended. Below is a checklist for your layout:
八,相关产品 更多同类产品......

Switching Regulator > Buck ControllerVpI嘉泰姆
Part_No VpI嘉泰姆	Package VpI嘉泰姆	ArchiVpI嘉泰姆 tectuVpI嘉泰姆	PhaseVpI嘉泰姆	No.ofVpI嘉泰姆 PWMVpI嘉泰姆 OutputVpI嘉泰姆	Output VpI嘉泰姆 CurrentVpI嘉泰姆 (A) VpI嘉泰姆	InputVpI嘉泰姆 Voltage (V) VpI嘉泰姆		ReferenceVpI嘉泰姆 VoltageVpI嘉泰姆 (V) VpI嘉泰姆	Bias VpI嘉泰姆 VoltageVpI嘉泰姆 (V) VpI嘉泰姆	QuiescentVpI嘉泰姆 CurrentVpI嘉泰姆 (uA) VpI嘉泰姆
Part_No VpI嘉泰姆	Package VpI嘉泰姆	ArchiVpI嘉泰姆 tectuVpI嘉泰姆	PhaseVpI嘉泰姆	No.ofVpI嘉泰姆 PWMVpI嘉泰姆 OutputVpI嘉泰姆	Output VpI嘉泰姆 CurrentVpI嘉泰姆 (A) VpI嘉泰姆	minVpI嘉泰姆	maxVpI嘉泰姆	ReferenceVpI嘉泰姆 VoltageVpI嘉泰姆 (V) VpI嘉泰姆	Bias VpI嘉泰姆 VoltageVpI嘉泰姆 (V) VpI嘉泰姆	QuiescentVpI嘉泰姆 CurrentVpI嘉泰姆 (uA) VpI嘉泰姆
CXSD6273VpI嘉泰姆	SOP-14VpI嘉泰姆 QSOP-16VpI嘉泰姆 QFN4x4-16VpI嘉泰姆	VM VpI嘉泰姆	1 VpI嘉泰姆	1 VpI嘉泰姆	30VpI嘉泰姆	2.9 VpI嘉泰姆	13.2VpI嘉泰姆	0.9VpI嘉泰姆	12 VpI嘉泰姆	8000VpI嘉泰姆
CXSD6274VpI嘉泰姆	SOP-8VpI嘉泰姆	VM VpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	20VpI嘉泰姆	2.9 VpI嘉泰姆	13.2 VpI嘉泰姆	0.8VpI嘉泰姆	12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6274CVpI嘉泰姆	SOP-8VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	20VpI嘉泰姆	2.9VpI嘉泰姆	13.2VpI嘉泰姆	0.8VpI嘉泰姆	12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6275VpI嘉泰姆	QFN4x4-24VpI嘉泰姆	VMVpI嘉泰姆	2VpI嘉泰姆	1VpI嘉泰姆	60VpI嘉泰姆	3.1VpI嘉泰姆	13.2VpI嘉泰姆	0.6VpI嘉泰姆	12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6276VpI嘉泰姆	SOP-8VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	20VpI嘉泰姆	2.2VpI嘉泰姆	13.2VpI嘉泰姆	0.8VpI嘉泰姆	5~12VpI嘉泰姆	2100VpI嘉泰姆
CXSD6276AVpI嘉泰姆	SOP-8VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	20VpI嘉泰姆	2.2VpI嘉泰姆	13.2VpI嘉泰姆	0.8VpI嘉泰姆	5~12VpI嘉泰姆	2100VpI嘉泰姆
CXSD6277/A/BVpI嘉泰姆	SOP8\|TSSOP8VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	5VpI嘉泰姆	5VpI嘉泰姆	13.2VpI嘉泰姆	1.25\|0.8VpI嘉泰姆	5~12VpI嘉泰姆	3000VpI嘉泰姆
CXSD6278VpI嘉泰姆	SOP-8VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	10VpI嘉泰姆	3.3VpI嘉泰姆	5.5VpI嘉泰姆	0.8VpI嘉泰姆	5VpI嘉泰姆	2100VpI嘉泰姆
CXSD6279BVpI嘉泰姆	SOP-14VpI嘉泰姆	VM VpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	10VpI嘉泰姆	5VpI嘉泰姆	13.2VpI嘉泰姆	0.8VpI嘉泰姆	12VpI嘉泰姆	2000VpI嘉泰姆
CXSD6280VpI嘉泰姆	TSSOP-24VpI嘉泰姆 \|QFN5x5-32VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	2VpI嘉泰姆	20VpI嘉泰姆	5VpI嘉泰姆	13.2VpI嘉泰姆	0.6VpI嘉泰姆	5~12VpI嘉泰姆	4000VpI嘉泰姆
CXSD6281NVpI嘉泰姆	SOP14VpI嘉泰姆 QSOP16VpI嘉泰姆 QFN-16VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	30VpI嘉泰姆	2.9VpI嘉泰姆	13.2VpI嘉泰姆	0.9VpI嘉泰姆	12VpI嘉泰姆	4000VpI嘉泰姆
CXSD6282VpI嘉泰姆	SOP-14VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	30VpI嘉泰姆	2.2VpI嘉泰姆	13.2VpI嘉泰姆	0.6VpI嘉泰姆	12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6282AVpI嘉泰姆	SOP-14VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	30VpI嘉泰姆	2.2VpI嘉泰姆	13.2VpI嘉泰姆	0.6VpI嘉泰姆	12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6283VpI嘉泰姆	SOP-14VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	25VpI嘉泰姆	2.2VpI嘉泰姆	13.2VpI嘉泰姆	0.8VpI嘉泰姆	12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6284/AVpI嘉泰姆	LQFP7x7 48VpI嘉泰姆 TQFN7x7-48VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	6VpI嘉泰姆	0.015VpI嘉泰姆	1.4VpI嘉泰姆	6.5VpI嘉泰姆	-VpI嘉泰姆	5VpI嘉泰姆	1800VpI嘉泰姆
CXSD6285VpI嘉泰姆	TSSOP-24PVpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	2VpI嘉泰姆	20VpI嘉泰姆	2.97VpI嘉泰姆	5.5VpI嘉泰姆	0.8VpI嘉泰姆	5~12VpI嘉泰姆	5000VpI嘉泰姆
CXSD6286VpI嘉泰姆	SOP-14VpI嘉泰姆	VMVpI嘉泰姆	1VpI嘉泰姆	1VpI嘉泰姆	10VpI嘉泰姆	5VpI嘉泰姆	13.2VpI嘉泰姆	0.8VpI嘉泰姆	12VpI嘉泰姆	3000VpI嘉泰姆
VpI嘉泰姆