单相定时同步的PWM控制器CXSD62102驱动N通道mosfet瞬态响应和准确的直流电压以PFM或PWM模式输出
发表时间:2020-04-22
浏览次数:157

目录IJq嘉泰姆

1.产品概述                       2.产品特点IJq嘉泰姆
3.应用范围                       4.下载产品资料PDF文档 IJq嘉泰姆
5.产品封装图                     6.电路原理图                   IJq嘉泰姆
7.功能概述                        8.相关产品IJq嘉泰姆

一,产品概述(General Description)         IJq嘉泰姆
            The CXSD62102 is a single-phase, constant on-time, synchronous PWMIJq嘉泰姆
controller, which drives N-channel MOSFETs. The CXSD62102 steps down highIJq嘉泰姆
voltage to generate low-voltage chipset or RAM supplies in notebook computers.IJq嘉泰姆
The CXSD62102 provides excellent transient response and accurate DC voltageIJq嘉泰姆
output in either PFM or PWM Mode.In Pulse Frequency Mode (PFM), theCXSD62102 provides very high efficiency over light to heavy loads with loading-IJq嘉泰姆
modulated switching frequencies. In PWM Mode, the converter works nearly atIJq嘉泰姆
constant frequency for low-noise requirements. CXSD62102 is built in remoteIJq嘉泰姆
sense function for applications that require remote sense.The CXSD62102 isIJq嘉泰姆
equipped with accurate positive current limit, output under-voltage, and outputIJq嘉泰姆
over-voltage protections, perfect for NB applications. The Power-On-ResetIJq嘉泰姆
function monitors the voltage on VCC to prevent wrong operation duringIJq嘉泰姆
power-on. The CXSD62102 has a 1ms digital soft start and built-in an integratedIJq嘉泰姆
output discharge device for soft stop. An internal integrated soft-start ramps upIJq嘉泰姆
the output voltage with programmable slew rate to reduce the start-up current.IJq嘉泰姆
A soft-stop function actively discharges the output capacitors.IJq嘉泰姆
       The CXSD62102 is available in 16pin TQFN3x3-16 package respectively.IJq嘉泰姆
二.产品特点(Features)IJq嘉泰姆
1.)Adjustable Output Voltage from +0.6V to +3.3VIJq嘉泰姆
      - 0.6V Reference VoltageIJq嘉泰姆
      - ±0.6% Accuracy Over-TemperatureIJq嘉泰姆
2.)Operates from An Input Battery Voltage Range of +1.8V to +28VIJq嘉泰姆
3.)Remote Feedback Sense for Excellent Output VoltageIJq嘉泰姆
4.)REFIN Function for Over-clocking Purpose from 0.5V~2.5V rangeIJq嘉泰姆
5.)Power-On-Reset Monitoring on VCC pinIJq嘉泰姆
6.)Excellent line and load transient responsesIJq嘉泰姆
7.)PFM mode for increased light load efficiencyIJq嘉泰姆
8.)Programmable PWM Frequency from 100kHz to 500kHzIJq嘉泰姆
9.)Selectable Forced PWM or automatic PFM/PWM modeIJq嘉泰姆
10.)Built in 30A Output current driving capabilityIntegrate MOSFET DriversIJq嘉泰姆
11.)Integrated Bootstrap Forward P-CH MOSFETIJq嘉泰姆
12.)Adjustable Integrated Soft-Start and Soft-Stop Power Good MonitoringIJq嘉泰姆
13.)70% Under-Voltage ProtectionIJq嘉泰姆
14.)125% Over-Voltage Protection TQFN3x3-16 PackageIJq嘉泰姆
15.)Lead Free and Green Devices AvailableIJq嘉泰姆
三,应用范围 (Applications)IJq嘉泰姆
NotebookIJq嘉泰姆
Table PCIJq嘉泰姆
Hand-Held PortableIJq嘉泰姆
AIO PCIJq嘉泰姆
四.下载产品资料PDF文档 IJq嘉泰姆

需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持IJq嘉泰姆

 QQ截图20160419174301.jpgIJq嘉泰姆

五,产品封装图 (Package)IJq嘉泰姆

blob.pngIJq嘉泰姆

六.电路原理图IJq嘉泰姆


blob.pngIJq嘉泰姆
blob.pngIJq嘉泰姆

七,功能概述IJq嘉泰姆


Input Capacitor Selection (Cont.)IJq嘉泰姆
higher than the maximum input voltage. The maximum RMS current rating requirement is approximately IOUT/2,where IOUT is the load current. During power-up, the input capacitors have to handle great amount of surge current.For low-duty notebook appliactions, ceramic capacitor is recommended. The capacitors must be connected be-tween the drain of high-side MOSFET and the source of low-side MOSFET with very low-impeadance PCB layout. IJq嘉泰姆
MOSFET SelectionIJq嘉泰姆
The application for a notebook battery with a maximum voltage of 24V, at least a minimum 30V MOSFETs shouldIJq嘉泰姆
be used. The design has to trade off the gate charge with the RDS(ON) of the MOSFET:For the low-side MOSFET, before it is turned on, the body diode has been conducting. The low-side MOSFET driver will not charge the miller capacitor of this MOSFET.IJq嘉泰姆
In the turning off process of the low-side MOSFET, the load current will shift to the body diode first. The high dv/dt of the phase node voltage will charge the miller capaci-tor through the low-side MOSFET driver sinking current path. This results in much less switchingIJq嘉泰姆
loss of the low-side MOSFETs. The duty cycle is often very small in high battery voltage applications, and the low-side MOSFET will conduct most of the switching cycle; therefore, when using smaller RDS(ON) of the low-side MOSFET, the con-verter can reduce power loss. The gate charge for this MOSFET is usually the secondary consideration. The high-side MOSFET does not have this zero voltage switch-ing condition; in addition, it conducts for less time com-pared to the low-side MOSFET, so the switching loss tends to be dominant. Priority should be given to the MOSFETs with less gate charge, so that both the gate driver loss and switching loss will be minimized.IJq嘉泰姆
The selection of the N-channel power MOSFETs are determined by the R DS(ON), reversing transfer capaci-tance (CRSS) and maximum output current requirement.The losses in the MOSFETs have two components:IJq嘉泰姆
conduction loss and transition loss. For the high-side and low-side MOSFETs, the losses are approximatelyIJq嘉泰姆
given by the following equations:IJq嘉泰姆
Phigh-side = IOUT (1+ TC)(RDS(ON))D + (0.5)( IOUT)(VIN)( tSW)FSWIJq嘉泰姆
Plow-side = IOUT (1+ TC)(RDS(ON))(1-D) is the load current TC is the temperature dependency of RDS(ON)IJq嘉泰姆
FSW is the switching frequency tSW is the switching interval D is the duty cycleNote that both MOSFETs have conduction losses while the high-side MOSFET includes an additional transition loss.The switching interval, tSW, is the function of the reverse transfer capacitance CRSS. The (1+TC) term is a factor in the temperature dependency of the RDS(ON) and can be extracted from the “RDS(ON) vs. Temperature” curve of the power MOSFET.IJq嘉泰姆
Layout ConsiderationIJq嘉泰姆
In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator.IJq嘉泰姆
With power devices switching at higher frequency, the resulting current transient will cause voltage spike acrossIJq嘉泰姆
the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transitionIJq嘉泰姆
of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off,IJq嘉泰姆
current stops flowing in the MOSFET and is freewheeling by the low side MOSFET and parasitic diode. Any parasiticIJq嘉泰姆
inductance of the circuit generates a large voltage spike during the switching interval. In general, using short andIJq嘉泰姆
wide printed circuit traces should minimize interconnect-ing impedances and the magnitude of voltage spike.IJq嘉泰姆
Besides, signal and power grounds are to be kept sepa-rating and finally combined using ground plane construc-IJq嘉泰姆
tion or single point grounding. The best tie-point between the signal ground and the power ground is at the nega-IJq嘉泰姆
tive side of the output capacitor on each channel, where there is less noise. Noisy traces beneath the IC are notIJq嘉泰姆

八,相关产品                更多同类产品......IJq嘉泰姆


Switching Regulator >   Buck ControllerIJq嘉泰姆

Part_No IJq嘉泰姆

Package IJq嘉泰姆

ArchiIJq嘉泰姆

tectuIJq嘉泰姆

PhaseIJq嘉泰姆

No.ofIJq嘉泰姆

PWMIJq嘉泰姆

OutputIJq嘉泰姆

Output IJq嘉泰姆

CurrentIJq嘉泰姆

(A) IJq嘉泰姆

InputIJq嘉泰姆

Voltage (V) IJq嘉泰姆

ReferenceIJq嘉泰姆

VoltageIJq嘉泰姆

(V) IJq嘉泰姆

Bias IJq嘉泰姆

VoltageIJq嘉泰姆

(V) IJq嘉泰姆

QuiescentIJq嘉泰姆

CurrentIJq嘉泰姆

(uA) IJq嘉泰姆

minIJq嘉泰姆

maxIJq嘉泰姆

CXSD6273IJq嘉泰姆

SOP-14IJq嘉泰姆

QSOP-16IJq嘉泰姆

QFN4x4-16IJq嘉泰姆

VM    IJq嘉泰姆

1   IJq嘉泰姆

1     IJq嘉泰姆

30IJq嘉泰姆

2.9    IJq嘉泰姆

13.2IJq嘉泰姆

0.9IJq嘉泰姆

12     IJq嘉泰姆

8000IJq嘉泰姆

CXSD6274IJq嘉泰姆

SOP-8IJq嘉泰姆

VM   IJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

20IJq嘉泰姆

2.9  IJq嘉泰姆

13.2 IJq嘉泰姆

0.8IJq嘉泰姆

12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6274CIJq嘉泰姆

SOP-8IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

20IJq嘉泰姆

2.9IJq嘉泰姆

13.2IJq嘉泰姆

0.8IJq嘉泰姆

12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6275IJq嘉泰姆

QFN4x4-24IJq嘉泰姆

VMIJq嘉泰姆

2IJq嘉泰姆

1IJq嘉泰姆

60IJq嘉泰姆

3.1IJq嘉泰姆

13.2IJq嘉泰姆

0.6IJq嘉泰姆

12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6276IJq嘉泰姆

SOP-8IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

20IJq嘉泰姆

2.2IJq嘉泰姆

13.2IJq嘉泰姆

0.8IJq嘉泰姆

5~12IJq嘉泰姆

2100IJq嘉泰姆

CXSD6276AIJq嘉泰姆

SOP-8IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

20IJq嘉泰姆

2.2IJq嘉泰姆

13.2IJq嘉泰姆

0.8IJq嘉泰姆

5~12IJq嘉泰姆

2100IJq嘉泰姆

CXSD6277/A/BIJq嘉泰姆

SOP8|TSSOP8IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

5IJq嘉泰姆

5IJq嘉泰姆

13.2IJq嘉泰姆

1.25|0.8IJq嘉泰姆

5~12IJq嘉泰姆

3000IJq嘉泰姆

CXSD6278IJq嘉泰姆

SOP-8IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

10IJq嘉泰姆

3.3IJq嘉泰姆

5.5IJq嘉泰姆

0.8IJq嘉泰姆

5IJq嘉泰姆

2100IJq嘉泰姆

CXSD6279BIJq嘉泰姆

SOP-14IJq嘉泰姆

VM   IJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

10IJq嘉泰姆

5IJq嘉泰姆

13.2IJq嘉泰姆

0.8IJq嘉泰姆

12IJq嘉泰姆

2000IJq嘉泰姆

CXSD6280IJq嘉泰姆

TSSOP-24IJq嘉泰姆

|QFN5x5-32IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

2IJq嘉泰姆

20IJq嘉泰姆

5IJq嘉泰姆

13.2IJq嘉泰姆

0.6IJq嘉泰姆

5~12IJq嘉泰姆

4000IJq嘉泰姆

CXSD6281NIJq嘉泰姆

SOP14IJq嘉泰姆

QSOP16IJq嘉泰姆

QFN-16IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

30IJq嘉泰姆

2.9IJq嘉泰姆

13.2IJq嘉泰姆

0.9IJq嘉泰姆

12IJq嘉泰姆

4000IJq嘉泰姆

CXSD6282IJq嘉泰姆

SOP-14IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

30IJq嘉泰姆

2.2IJq嘉泰姆

13.2IJq嘉泰姆

0.6IJq嘉泰姆

12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6282AIJq嘉泰姆

SOP-14IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

30IJq嘉泰姆

2.2IJq嘉泰姆

13.2IJq嘉泰姆

0.6IJq嘉泰姆

12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6283IJq嘉泰姆

SOP-14IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

25IJq嘉泰姆

2.2IJq嘉泰姆

13.2IJq嘉泰姆

0.8IJq嘉泰姆

12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6284/AIJq嘉泰姆

LQFP7x7 48IJq嘉泰姆

TQFN7x7-48IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

6IJq嘉泰姆

0.015IJq嘉泰姆

1.4IJq嘉泰姆

6.5IJq嘉泰姆

-IJq嘉泰姆

5IJq嘉泰姆

1800IJq嘉泰姆

CXSD6285IJq嘉泰姆

TSSOP-24PIJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

2IJq嘉泰姆

20IJq嘉泰姆

2.97IJq嘉泰姆

5.5IJq嘉泰姆

0.8IJq嘉泰姆

5~12IJq嘉泰姆

5000IJq嘉泰姆

CXSD6286IJq嘉泰姆

SOP-14IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆

10IJq嘉泰姆

5IJq嘉泰姆

13.2IJq嘉泰姆

0.8IJq嘉泰姆

12IJq嘉泰姆

3000IJq嘉泰姆

CXSD6287IJq嘉泰姆

SOP-8-P|DIP-8IJq嘉泰姆

VMIJq嘉泰姆

1IJq嘉泰姆

1IJq嘉泰姆