Bidirectional I2 C Bus and SMBus Voltage Level Translator CXCO4336 is a bidirectional I2 C and SMBUS voltage-level translator with an enable (EN) input, and is operational from 1.2V to 3.3V VREF1 and
发表时间:2025-10-22
浏览次数:3

目录

1.产品概述       2.产品特点     Jat嘉泰姆

3.应用范围       4.技术规格书下载(PDF文档)Jat嘉泰姆

5.产品封装       6.电路原理图  Jat嘉泰姆

7.相关产品Jat嘉泰姆

   产品概述 返回TOPJat嘉泰姆


The CXCO4336 is a bidirectional I2 C and SMBUS voltage-level translator with an enable (EN) input, and is operational from 1.2V to 3.3V VREF1 and 2.5V to 5.5V VREF2 . It allows bidirectional voltage translations between 1.2V and 5V, without use of directional pin. The low ON-state resistance (rON) of the switch ensures the connections to be with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 I/O is connected to the SCL2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance exists between ports. In I2 C applications, the bus capacitance limit of 400pF restricts the number of devices and bus length. The system designer could isolate two halves of a bus by using the CXCO4336; thus, more I2 C devices or longer trace length can be accommodated. In standard I2 C system, pull-up resistors are required to provide the logic high levels on the translator’s bus. The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. The CXCO4336 is designed to work with standard-mode and fast-mode I2 C devices. Standard mode I2 C devices only specify 3mA in a generic I2 C system where standard mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used. When the SCL1 or SCL2 port is low, the clamp is in the ON state, and a low resistance connection exists between the SCL1 and SCL2 ports. Assuming the higher voltage is on the SCL2 port, when the SCL2 port is high, the voltage on the SCL1 port is limited to the voltage set by VREF1. When the SCL1 is high, the SCL2 port is pulled up to the drain pull-up supply voltage (VDPU) by pull-up resistors. This function allows a seamless translation between higher and lower voltages selected by the user, without any directional control.

   产品特点 返回TOPJat嘉泰姆


„ 1-Bit Bidirectional Translator Jat嘉泰姆

„ I 2 C and SMBus Compatible Jat嘉泰姆

„ Less than 1.5ns Maximum Propagation Delay to Accommodate Standard-Mode and Fast-Model I 2 C Devices and Multiple Masters Jat嘉泰姆

„ Allows Voltage-Level Translator Between Jat嘉泰姆

Š 1.2V VREF1 and 2.5V, 3.3V, 5V VREF2 Jat嘉泰姆

Š 1.8V VREF1 and 3.3V, 5V VREF2 Jat嘉泰姆

Š 3.3V VREF1 and 5V VREF2Jat嘉泰姆

„ Provides Bidirectional Voltage Translation without Direction Pin Jat嘉泰姆

„ Low 3.5Ω ON-State Connection Between Input and Output Ports Provides Less Signal Distortion Jat嘉泰姆

„ Open-Drain I2 C I/O Ports Jat嘉泰姆

„ 5V Tolerant I2 C I/O Ports to Support Mixed Mode Signal Operation Jat嘉泰姆

„ High Impedance for SCL1 and SCL2 as EN=Low Jat嘉泰姆

„ Lock-up-Free Operation for Isolation When EN=LowJat嘉泰姆

   应用范围 返回TOPJat嘉泰姆


   aJat嘉泰姆

   技术规格书(产品PDF) 返回TOP Jat嘉泰姆


     需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持Jat嘉泰姆

 QQ截图20160419174301.jpg/Jat嘉泰姆

产品封装图 返回TOPJat嘉泰姆


image.png/Jat嘉泰姆

电路原理图 返回TOPJat嘉泰姆

 Jat嘉泰姆


 Jat嘉泰姆

a

相关芯片选择指南 返回TOP                           更多同类产品。。。。。。


 Jat嘉泰姆

Level ShifterJat嘉泰姆

Part NO.Jat嘉泰姆

VDD(VJat嘉泰姆

min.Jat嘉泰姆

VDD(VJat嘉泰姆

max.Jat嘉泰姆

CHJat嘉泰姆

IOUTJat嘉泰姆

(mA)Jat嘉泰姆

VLOWJat嘉泰姆

(V)Jat嘉泰姆

VHIGHJat嘉泰姆

(V)Jat嘉泰姆

S/RJat嘉泰姆

(ns)Jat嘉泰姆

NoteJat嘉泰姆

PackageJat嘉泰姆

CXCO4329Jat嘉泰姆

6Jat嘉泰姆

16Jat嘉泰姆

5Jat嘉泰姆

50Jat嘉泰姆

0Jat嘉泰姆

18Jat嘉泰姆

25Jat嘉泰姆

2 Vcom buffersJat嘉泰姆

TQFN5X5-32Jat嘉泰姆

CXCO4330Jat嘉泰姆

--Jat嘉泰姆

--Jat嘉泰姆

8Jat嘉泰姆

500Jat嘉泰姆

-35Jat嘉泰姆

35Jat嘉泰姆

12Jat嘉泰姆

VGH1-VGL 6-CH,VGH2-VGL 2-CHJat嘉泰姆

TSSOP20/TQFN4X4-20Jat嘉泰姆

 Jat嘉泰姆